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Using current-voltage (I-V ), capacitance-voltage (C-V ) and electric field modulated Raman mea-
surements, we report on the unique physics and promising technical applications associated with
the formation of Schottky barriers at the interface of a one-atom-thick zero-gap semiconductor
(graphene) and conventional semiconductors. When chemical vapor deposited graphene is trans-
ferred onto n-type Si, GaAs, 4H-SiC and GaN semiconductor substrates, there is a strong van der
Waals attraction that is accompanied by charge transfer across the interface and the formation of
a rectifying (Schottky) barrier. Thermionic emission theory in conjunction with the Schottky-Mott
model within the context of bond-polarization theory provides a surprisingly good description of the
electrical properties. Applications, such as to sensors where in forward bias there is exponential sen-
sitivity to changes in the Schottky barrier height due to the presence of absorbates on the graphene
or to analogue devices for which Schottky barriers are integral components are promising because of
graphene’s mechanical stability, its resistance to diffusion, its robustness at high temperatures and
its demonstrated capability to embrace multiple functionalities.
PACS numbers: 72.80.Vp, 81.05.Ue, 73.30.+y, 73.40.Ei
1. INTRODUCTION
Single atom layers of carbon (graphene) have been
studied intensively after becoming experimentally acces-
sible with techniques such as mechanical exfoliation[1],
thermal decomposition on SiC substrates[2] and chemi-
cal vapor deposition (CVD) [3, 4]. Graphene is a zero-
gap semiconductor (ZGS) with an exotic linearly dis-
persing electronic structure, high optical transparency,
exceptional mechanical stability, resilience to high tem-
peratures and an in-plane conductivity with unusually
high mobility[5]. Accordingly, graphene has been pro-
posed as a novel material for incorporation into devices
ranging from Schottky light emitting diodes (LEDs) [6–
8] to field effect transistors (FETs) [9, 10]. Although
integration of graphene into semiconductor devices is ap-
pealing, there is still very little known about the inter-
face physics at graphene-semiconductor junctions. To
this end, graphene/Si junctions showing successful solar
cell operation have been produced by transferring either
CVD-prepared [6] or exfoliated [8] graphene sheets onto
Si substrates. The resulting diodes have shown ideal-
ity factors (measure of deviation from thermionic emis-
sion) varying from ∼1.5 [6] which is close to the ideal
value of unity, to values in the range ∼5-30 on exfoliated
graphene [8] implying that additional non-thermionic
current carrying processes exist at the graphene/Si in-
terface. Nevertheless these promising results point to
the need for additional research on integrating graphene
with technologically important semiconductors.
Here we report rectification (diode) effects at ZGS-
semiconductor (i.e graphene-semiconductor) interfaces
on a surprisingly wide variety of semiconductors.
In addition to current-voltage measurements we uti-
lize, Hall, capacitance-voltage and electric field mod-
ulated Raman techniques to gain heretofore unrecog-
nized insights into the unique physics occurring at the
graphene/semiconductor interface. We find that when
CVD-prepared graphene sheets are transferred onto n-
type Si, GaAs, 4H-SiC and GaN semiconductor sub-
strates, equilibration of the Fermi level throughout the
system gives rise to a charge transfer between the
graphene and semiconductor, thereby creating strong
rectification (Schottky effect) at the interface. We
find that graphene’s Fermi level (EgrF ) is subject to
variation during charge transfer across the graphene-
semiconductor interface as measured by in-situ Raman
spectroscopy measurements, unlike conventional metal-
semiconductor diodes where the Fermi level (EF ) of the
metal stays constant due to a high density of states at
the Fermi level. These effects become particularly pro-
nounced at high reverse bias voltages when the induced
negative charge in the graphene is sufficient to increase
EgrF and give rise to increased current leakage. Our ob-
servations and interpretation based on a modification
of thermionic emission theory not only provide a new
understanding for the development of high frequency,
high power, and high temperature Schottky based de-
vices, such as metal-semiconductor field effect transis-
tors (MESFETs) and high electron mobility transistors
(HEMTs), but also allow us to integrate graphene into
semiconductor devices while simultaneously preserving
the superior properties of the graphene and avoiding
chemical-structural modifications to the semiconductor.
22. EXPERIMENTAL METHODS
Our diodes are fabricated by transferring large scale
graphene sheets grown by chemical vapor deposition
(CVD) directly onto the semiconductor under investiga-
tion and allowing Van der Waals attraction to pull the
graphene into intimate contact with the semiconductor.
Large-area single layer graphene sheets were synthesized
on Cu foils via a multi-step, low-vacuum CVD process
similar to that used in Ref. [13]. A quartz tube fur-
nace operating in CVD-mode was loaded with 25-50 µm-
thick Cu foils (Puratronic, 99.9999% Cu), evacuated to
4 mTorr, and subsequently heated to 500◦C under a
25 sccm flow of H2 at 325 mTorr. After 30 minutes soak,
the temperature was raised to 1025◦C for 60 minutes
to promote Cu grain growth (mean grain size exceeds
5 mm2 determined by optical microscopy). An initial
low-density nucleation and slow growth phase was per-
formed at 1015◦C for 100 minutes with a mixture of CH4
and H2 at a total pressure of 90 mTorr and flows of ≤ 0.5
and 2 sccm, respectively. Full coverage was achieved
FIG. 1: (a) Graphene/semiconductor diode sample geometry
where the J−V characteristics were measured between ohmic con-
tact (ground) and graphene (high) (b) Hall bar geometry for mea-
surements of the carrier density of graphene. In this configuration
the graphene does not make contact with the semiconductor. (c)
Optical image of the graphene/Au/SiO2 - graphene/Si tran-
sition edge after the graphene transfer. (d) Scanning electron
microscope image of Cu foils after the CVD graphene growth
showing formation of grain sizes large with respect to the 10
µm scale bar.
by dropping the temperature to 1000◦C for 10 minutes
while increasing the total pressure and methane flow to
900 mTorr and 30 sccm, respectively. A 1.5 µm-thick film
of PMMA (MicroChem, 11% in Anisole) was then spin-
cast onto the Cu foils at 2000 rpm for 60 seconds. The
exposed Cu was etched in an O2 plasma to remove un-
wanted graphene from the backside of the samples. The
PMMA supported films were then etched overnight in
a 0.05 mg/L solution of Fe(III)NO3 (Alfa Aesar) to re-
move the copper. The graphene-PMMA films were then
washed in deionized water, isopropyl alcohol (IPA), and
buffered oxide etch for 10 minutes, each. After growth
and transfer, the graphene films were characterized and
identified using a Horiba-Yvon micro-Raman spectrome-
ter with green, red and UV lasers.
Commercially available semiconducting wafers were
purchased from different vendors. n-Si and n-GaAs sam-
ples were doped with P (2-6×1015 cm−3) and Si (3-
6×1016 cm−3) respectively. Epilayers of n-GaN and n-
4H-SiC, 3-6 µm-thick, were grown on semi-insulating
sapphire substrates with Si (1-3×1016 cm−3) and N (1-
3×1017 cm−3) dopants. During the sample preparation
and before the graphene transfer, the wafers were cleaned
using typical surface cleaning techniques. Ohmic con-
tacts to the semiconductors were formed using conven-
tional ohmic contact recipes[14–17]. Multilayer ohmic
contacts were thermally grown at the back/front side of
the semiconductor and were annealed at high temper-
atures using rapid thermal annealing. After the ohmic
contact formation, a 0.5-1.0 µm thick SiOx window was
grown on various semiconductors using a plasma en-
hanced chemical vapor deposition (PECVD) system, and
∼ 500 nm thick gold electrodes were thermally evapo-
rated onto SiOx windows at 5×10−7 Torr. The graphene
contacting areas were squares with sides in the range
500µm to 2000µm. Application of IPA improves the
success rate of the graphene transfer and does not affect
the measurements presented here. After depositing the
graphene/PMMA films, the samples were placed in an
acetone vapor rich container for periods ranging from 10
minutes to ∼10 hours. The acetone bath allows slow
removal of the PMMA films without noticeable deforma-
tion of the graphene sheets.
Prior to the graphene transfer there is an open cir-
cuit resistance between the Au contacts and the semi-
conductor. After the transfer of the PMMA-graphene
bilayer, the graphene makes simultaneous connection to
the Au contacts and the semiconductor as evidenced by
the measured rectifying I-V characteristics. Since the
diodes made with the PMMA-graphene bilayer show es-
sentially the same rectifying characteristics as the sam-
ples in which the PMMA has been dissolved away, we
conclude that the carbon layer on the PMMA (shown by
Raman measurements to be graphene) is making intimate
contact with the semiconductor.
A schematic for our graphene based diodes is shown in
3Fig. 1(a); the backside of the semiconductor substrate is
covered with an ohmic contact and the graphene sheet
transfered onto Cr/Au contacts grown on SiOx windows.
After the transfer, the graphene and semiconductor ad-
here to each other in an intimate Van der Waals con-
tact in the middle of the open window, and the Cr/Au
contact pad provides good electrical contact with the
graphene. Our ohmic contact arrangements allow cur-
rent density versus voltage (J-V ) and capacitance ver-
sus voltage (C-V ) measurements to be taken separately.
J-V measurements were taken in dark room conditions
using a Keithley 6430 sub-femptoamp source-meter, and
C-V measurements were taken using an HP 4284A capac-
itance bridge. The electric field modulated Raman mea-
surements were made on the same configuration. Four-
terminal transport and Hall measurements however were
performed with an intervening layer of SiOx (Fig. 1(b))
using a physical property measurement system (PPMS),
at room temperature in magnetic fields up to 7 Tesla.
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FIG. 2: (a) Raman spectra of CVD-grown graphene on Cu foils
and (b) graphene after transfer onto various semiconductor sub-
strates. Graphene sheets show large I2D/IG ratio, and after the
transfer the graphene becomes slightly disordered. (c-d) Raman
G and 2D peaks measured respectively on graphene/Cu and on
graphene/semiconductor combinations indicated in the legend of
panel (b).
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FIG. 3: In-situ Raman spectra taken on Graphene/GaN junctions
as a function of applied bias: 0V (black line), +1V (red line) and
-10V (blue line).
3. RESULTS AND DISCUSSION
A. Raman measurements
In Fig. 2(a-d), we show typical Raman spectroscopy
data taken on graphene sheets grown onto Cu foils by
CVD deposition before and after transferring onto semi-
conductors. The presented scans have been reproduced
at more than 20 random spots and are good representa-
tions of the quality of the graphene on the Cu foils before
transfer and on the semiconductor surface after transfer.
In the literature the quality of graphene sheets is mea-
sured by a large 2D to G intensity ratio (I2D/IG) and a
low D peak intensity (ID). Single layer graphene is ex-
pected to show I2D/IG > 2, and the amount of disorder
in the sheets is often correlated with ID. In our samples,
we observe I2D/IG ≥ 2 and a negligible D peak ampli-
tude. However after graphene transfer to the semicon-
ductor substrate, we observe that ID becomes apparent
while I2D/IG remains the same (Fig. 2(b)). The increase
in ID reflects the lower sheet mobility of CVD-grown
graphene and gives rise to weak localization effects at
low temperatures [18]. Moreover, because of the low sol-
ubility of carbon in Cu, graphene growth onto Cu foils
is known to be self-limiting [3] therefore allowing large-
area single layers of graphene to be grown onto Cu foil
surfaces. After the graphene growth, the backside of the
Cu foils have been exposed to O2 plasma to remove un-
wanted graphene and checked with Raman spectroscopy.
This step assures that bi-layer (or multi-layer) graphene
is not formed on PMMA/graphene after etching the Cu
4foils (see Experimental methods).
The Raman spectrum of exfoliated graphene trans-
ferred onto Si/SiO2 substrates has been previously stud-
ied as a function of applied bias [23]. It has been found
that the G and 2D peaks of graphene are sensitive to the
Fermi energy (carrier density) of graphene and allow one
to estimate the bias-induced changes in EgrF . Considering
the typical operating voltages of Schottky junctions, the
low carrier density in graphene, and the associated bias
dependence of EgrF , we have also measured the Raman
spectrum of graphene transferred onto GaN as a func-
tion of applied bias. Our Raman measurements differ
from those reported in Ref. [23] in the following three
ways: (1) we are using CVD-prepared rather than ex-
foliated graphene, (2) the graphene is in direct contact
with GaN rather than oxidized Si, and (3) the graphene
is measured in situ as part of a Schottky rather than a
gated FET. In Fig. 3, we show the evolution of the Ra-
man spectrum as a function of applied bias. While G
and 2D are almost identical with the same peak posi-
tions at 0V and 1V, in reverse bias at 10V, the G band
shifts to higher (by ∼6±3 cm−1) and the 2D band shifts
to lower (by ∼7±3 cm−1) wavenumbers. The relative
shifts in the Raman peaks along with a reduction of the
2D/G peak ratio from 2.6 (at 0V) to 1.2 (at 10V) imply
that graphene sheets transferred onto GaN become elec-
tron doped. Considering the previous results reported on
graphene/SiO2 [23], the shift in EF can be estimated to
be in the range ∼0.2-0.5 eV.
B. Hall measurements
Hall measurements show that the Hall mobility of the
graphene sheets used in our diodes is in the range 1400-
2100 cm2/Vs, and that the sheets are hole doped with
carrier densities in the range 2-8×1012 cm−2 (Fig. 4).
The presence of extrinsic residual doping in exfoliated
graphene has been previously reported[1] and attributed
to residual water vapor (p type) or NH3 (n-type). In
both cases annealing reduces the concentration of the
dopants and forces EgrF closer to the neutrality point.
For our CVD prepared graphene, the presence of residual
impurity doping can be attributed to a lowering of EgrF
due to hole doping of the graphene during the Fe(III)NO3
etching-transfer process[19].
C. Current-voltage measurements
Schottky diodes are expected to pass current in the
forward bias (semiconductor is negatively biased) while
becoming highly resistive in reverse bias (semiconduc-
tor is positively biased). As seen in Fig. 5(a-d), J-V
(main panels) and logJ-V (insets) data taken on various
graphene/n-type semiconductor junctions display strong
rectification. This rectification is a consequence of Schot-
tky barrier formation at the interface when electrons flow
from the semiconductor to the graphene as the Fermi en-
ergies equilibrate (Fig. 7(b)).
In principle, any semiconductor with electron affinity
(χe) smaller than the work function of the metal (Φmetal)
can create rectification at a metal-semiconductor (M-S)
interface with Schottky barrier height, φSBH = Φmetal−
χe, given by the Schottky-Mott model. Electron trans-
port over the Schottky barrier at the M-S interface is well
described by thermionic emission theory (TE) with the
expression;
J(T, V ) = Js(T )[exp(eV /ηkBT )− 1], (1)
where J(T, V ) is the current density across the
graphene/semiconductor interface, V the applied volt-
age, T the temperature and η the ideality factor [15].
The prefactor, Js(T ) is the saturation current density and
is expressed as Js = A
∗T 2 exp(−eφSBH/kBT ), where
eφSBH is the zero bias Schottky barrier height (SBH)
and A∗ is the Richardson constant.
When electronic transport across the barrier is dom-
inated by thermionic emission described by Eq. 1,
semilogarithmic plots of the J-V curves should display
a linear region in forward bias. As seen in the insets of
Fig. 5(a-d) the overlying straight line segments of our
measurements typically reveal 2-4 decades of linearity,
thus allowing us to extract Js and η for each diode. The
deviations from linearity at higher bias are due to se-
ries resistance contributions from the respective semi-
conductors. The temperature-dependent data for the
graphene/GaAs diode (Fig. 6(a-b)) show that for both
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FIG. 4: Rxy versus magnetic field data taken at 300 K. Typically
sample mobilities are in the range 1400-2100 cm2/Vs and carrier
densities (holes) in the range 2-8×1012 cm2.
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FIG. 5: Room temperature current density-voltage characteristics
show Schottky rectification at the (a) graphene/n-Si, (b) n-GaAs,
(c) n-4H-SiC and (d) n-GaN interfaces. Insets: Semilogarithmic
leaf plots, logJ-V , reveal a thermionic emission dominated current
density in forward bias that spans at least two decades of linearity
(dotted lines) allowing us to extract out the Schottky barrier height
recorded in Table. I.
bias directions, a larger (smaller) current flows as the
temperature is increased (decreased) and the probabil-
ity of conduction electrons overcoming the barrier in-
creases (decreases). In forward bias, the TE process man-
ifests itself as linear “logJ-V curves”(Fig. 6(b)) and lin-
ear “ln(Is(T )/T
2) versus T−1 curves”(Fig. 6(c)) where
Is(T ) = Js(T )A. The SBH is calculated directly from
the slope of this linear dependence. By repeating these
temperature-dependent measurements for the four differ-
ent diodes, we find that the SBH (φJVSBH) values at the
graphene/semiconductor interfaces are 0.86 eV, 0.79 eV,
0.91 eV and 0.73 eV for Si, GaAs, SiC and GaN respec-
tively (Table I). While the overall reverse current density
increases as T is increased, we notice that at high reverse
bias the magnitude of the breakdown voltage Vb decreases
linearly with temperature (see boxed region in upper left
hand corner of Fig. 6(b)) implying that Vb has a positive
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FIG. 6: (a) The temperature dependence of the current (I) ver-
sus voltage (V ) curves measured across a graphene/GaAs junc-
tion from 250 K up to 320 K with 10 K intervals separating each
isotherm. The arrows indicate the direction of increasing tem-
perature. (b) The temperature dependence of I-V curves taken
on graphene/GaAs junctions at different temperatures. (c) Ex-
tracted Is values from Fig.6(b) are plotted in terms of lnIs/T 2
versus 1000/T.
TABLE I: Extracted SBHs, doping densities, and cor-
responding graphene work function values on various
graphene/semiconductor junctions
φJVSBHφ
CV
SBHN
CV
D N
Hall
D Φgr
Junction type [eV] [eV] [cm−3] [cm−3] [eV]
Graphene/nSi 0.86 0.92 4.0× 1015 3.0× 1015 4.91
Graphene/nGaAs 0.79 0.91 3.5× 1016 3.0× 1016 4.89
Graphene/n4H-SiC 0.91 N A N A 1.0× 1016 4.31
Graphene/nGaN 0.73 N A N A 1.0× 1017 4.83
breakdown coefficient and that the junction breakdown
mechanism is mainly avalanche multiplication[15].
Schottky barrier values are well described using either
the Bardeen or Schottky limits. In the Bardeen limit, the
interface physics is mostly governed by interface states
which, by accumulating free charge, change the charge
distribution at the interface and cause EF of the semi-
conductor to be fixed (Fermi level pinning). Accordingly,
the SBH shows weak dependence on the work function
6of the metals used for contacts, as is found for example
in GaAs [15]. On the other hand, the wide band gap
semiconductors SiC and GaN are well described by the
Schottky-Mott (S-M) limit,
φSBH = Φgr − χe, (2)
where Φgr is the work function of the graphene and χ
is the electron affinity of the semiconductor. Using the
extracted values of φSBH , and electron affinity values
(χSi ∼ 4.05 eV, χGaAs ∼ 4.1 eV, χ4H−SiC ∼ 3.4 eV
and χGaN ∼ 4.1 eV), we calculate Φgr (Table I). The
calculated values of the work function are typically higher
than the accepted values (∼4.6 eV) of graphene when EF
is at the Dirac point (K point). The deviation from this
ideal graphene work function can be attributed to the
lowering of EF due to hole doping of the graphene during
the Fe(III)NO3 etching-transfer process[19] (Fig. 2(c-d))
together with the fact that the graphene is in physical
contact with the gold electrodes[20] (Fig. 4).
Although the SBHs on Si, GaAs and GaN can be
roughly explained within the S-M model, in reality GaAs
surfaces have a high density of surface states and thus ex-
hibit characteristic Fermi level pinning. In the Bardeen
limit, GaAs based diodes generally have SBHs in the
range of 0.75-0.85 eV as observed in our measurements,
and proper interpretation of the SBH on GaAs/graphene
junctions requires the Bardeen model. Subsequent to the
placement of the graphene on the semiconductor sur-
face, there is charge separation and concomitant for-
mation of induced dipoles at the interface. According
to bond polarization theory[21, 22], the SBH is deter-
mined by charge separation at the boundary between
the outermost layers of the metal (here, a single layer
carbon sheet) and the semiconductor. Our results are in
good agreement with the findings of our earlier work on
graphite and MLG junctions where the layer in closest
proximity to the semiconductor surface is a single sheet
of carbon atoms[11, 12]. On the other hand, barriers
formed on the 4H-SiC substrates give an unphysically
low value for Φgr (see Table I) and therefore cannot be
explained by either model.
Next we turn our attention to reverse bias char-
acteristics when the semiconductor (graphene) is pos-
itively (negatively) charged. In conventional metal-
semiconductor Schottky diodes, the work function of the
metal is pinned independent of bias voltage due to the
high density of states at EF while in the reverse (for-
ward) bias the Fermi energy of the semiconductor shifts
down (up) allowing observed rectification via an increase
(decrease) in the built-in potential (Vbi). Unlike conven-
tional metals, graphene’s work function (Φgr) is a func-
tion of bias [23], and for large voltage values the SBH
does not stay constant. When Schottky diodes are for-
ward biased, they pass large currents at voltages well
below ∼1 V and and small decreases in the Fermi level of
FIG. 7: Capacitive response of the graphene based Schottky
diodes, determination of the built-in potential, Vbi, and the pro-
posed Schottky band diagram. (a) Plots of the inverse square
capacitance (1/C2) versus applied bias (V ) graphene/n-Si (Red
squares) and n-GaAs (green circles) at 300 K and 100 Hz show a
linear dependence implying that the Schottky-Mott model provides
a good description. The intercept on the abscissa gives the built-
in potential (Vbi) which can be correlated to the Schottky barrier
height while the slope of the linear fit gives 2/eNDǫsǫ0. Extracted
φSBH and ND values are listed in Table. I
graphene cannot be distinguished from voltage drops as-
sociated with a series resistance. Said in another way, the
deviation from linearity in the semilogarithmic plots of
Fig. 5(a-d) for forward bias could be due to a combination
of a series resistance becoming important at high currents
together with a small increase in Φgr and a downward
shift in EF for the positively charged graphene. How-
ever, in reverse bias where the applied voltage can be
larger than 10 V, EF starts changing dramatically[20]
and the fixed SBH assumption clearly no longer holds.
In reverse bias when the graphene electrodes are neg-
atively charged, EF increases and Φgr decreases caus-
ing the SBH height to decrease as the reverse bias is in-
creased. As observed in the insets of Fig. 5(a-d) this effect
causes the total reverse current to increase as the magni-
tude of the bias is increased, thus preventing the Schot-
tky diode from reaching reverse current saturation. This
non-saturating reverse current has not been observed in
graphite based Schottky junctions due to the fixed Fermi
level of graphite [11].
D. Capacitance-voltage measurements
Capacitance-voltage C-V measurements made in the
reverse bias mode are complementary to J-V measure-
ments and provide useful information about the distri-
bution and density ND of ionized donors in the semi-
conductor and the magnitude of the built-in potential
Vbi. For a uniform distribution of ionized donors within
the depletion width of the semiconductor, the Schottky-
7Mott relationship between 1/C2 and the reverse bias volt-
age VR, satisfies the linear relationship, 1/C
2 = 2(VR +
Vbi)/eNDǫsǫ0, which as shown in Fig. 7(a) is observed
to hold for graphene/GaAs and graphene/Si junctions.
Linear extrapolation to the intercept with the abscissa
gives the built-in potential, Vbi, which is related to φSBH
via the expression, φSBH = Vbi+e
−1kbT ln(Nc/ND) [15].
Here Nc is the effective density of states in the conduc-
tion band, ND is the doping level of the semiconductor,
and the slope of the linear fitting to 1/C2 versus VR gives
the doping density of the semiconductor. We list φCVSBH
and ND values for the graphene/GaAs and graphene/Si
junctions in Table. I.
We note from Table 1 that the extracted φCVSBH val-
ues on the Si and GaAs junctions are generally higher
than φJVSBH . The discrepancy between the SBHs de-
termined by the two methods can be attributed to:
(a) the existence of a thin oxide or residue at the
graphene/semiconductor interface, and/or (b) Schottky
barrier inhomogeneity. Graphene sheets transferred onto
SiO2 are known to have charge puddles mostly due to
the inhomonegous doping either originating from nat-
ural graphite (mechanical exfoliation transfer) or from
chemicals used during the graphene production or trans-
fer (CVD graphene transfer) process. Since the SBH is
sensitive to the EF of graphene, patches with different
charge densities (doping) are expected to have an im-
pact on the SBH and hence the J-V characteristics of
the graphene diodes.
An important difference between the C-V and J-V
techniques is that the C-V measurements probe the aver-
age junction capacitance at the interface thereby yielding
an average value for the SBH, while the J-V measure-
ments give a minimum value for the SBH, since electrons
with thermionic emission probabilities exponentially sen-
sitive to barrier heights choose low barrier patches (less
p-doped graphene patches) over higher patches (more p-
doped graphene patches)[22]. While C-V measurements
give reasonable values of the SBH for graphene/GaAs
and graphene/Si, we have not been able to obtain reli-
able C-V measurements for graphene deposited on GaN
and SiC because of high series resistance in these wide
band gap semiconductors.
The linearity of the C-V measurements shown in Fig. 7
is consistent with the Schottky-Mott model and the
abrupt junction approximation, which assumes that the
density of ionized donors ND is constant throughout the
depletion width of the semiconductor. This good agree-
ment invites a more quantitative analysis of the Fermi
energy shifts in the graphene that are the source of the
non-saturating reverse bias currents discussed in the pre-
vious subsection. We begin by writing the electron charge
density per unit area Q on the graphene as
Q = eninduced = Cdep(Vbi + VR), (3)
where
Cdep =
√
eǫsǫ0ND
2 (Vbi + VR)
, (4)
is the Schottky-Mott depletion capacitance, ninduced is
the number of electrons per unit area and VR is the mag-
nitude of the reverse bias voltage. Combining these two
equations gives the result,
ninduced =
√
ǫsǫ0ND(Vbi + VR)/2e. (5)
The above expression provides an estimate of the num-
ber of carriers per unit area associated with the electric
field within the depletion width but does not account for
extrinsic residual doping described by the carrier den-
sity n0 on the graphene before making contact with the
semiconductor. The processing steps used to transfer the
CVD grown graphene from Cu substrates to semiconduc-
tor surfaces typically results in p-doped material with
n0 ∼ 5 × 1012cm−2 as inferred from Hall data (Fig. 4)
taken at 300 K. Accordingly, the final carrier density in-
cluding contributions from the as-made graphene and the
charge transfers associated with the Schottky barrier (Vbi
and the applied voltage VR) reads as,
nfinal = n0 − ninduced, (6)
Using the well-known expression for graphene’s Fermi
energy[5] we can write
EF = −~ |vF | kF = −~ |vF |
√
π(n0 − ninduced), (7)
which in combination with Eq. 5 becomes
EF = −~ |vF |
√
π(n0 −
√
ǫsǫ0ND(Vbi + VR)/2e), (8)
To calculate typical shifts in EF , we use parameter
values ǫ0 = 8.84 × 10−14 F/cm2, ~ = 6.5 × 10−16 eV s,
e = 1.6 × 10−19 C, vF = 1.1 × 108 cm/s, Vbi ∼ 0.6 V
and ǫs ∼ 10 for a typical semiconductor. Thus the Fermi
energy of the as-made graphene with n0 ∼ 5×1012 cm−2
is calculated from EF = −~ |vF | √πn0 to be −0.287 eV
below the charge neutrality point, a shift associated with
the aforementioned p-doping during processing. When
the graphene is transferred to the semiconductor, equili-
bration of the chemical potentials and concomitant for-
mation of a Schottky barrier (Fig. 7) results in a transfer
of negative charge to the graphene and an increase in EF
(calculated from Eq. 8 for VR = 0) to be in the range 3 to
11 meV forND in the range 1×1016 to 1×1017 cm−3. The
application of a typical 10 V reverse bias (see Figs. 5 and
6) creates significantly larger Fermi energy shifts which
from Eq. 8 give EF in the range −0.271 to −0.233 eV
for the same factor of ten variation in ND. The corre-
sponding shifts from the pristine value of −0.287 eV are
in the range 15 - 53 meV and thus bring EF closer to
8the neutrality point. These numerical calculations show
that for our n-doped semiconductors, it is relatively easy
to induce Fermi energy shifts on the order of 50 meV
with the application of a sufficiently high reverse bias
voltage. An upward shift in EF of 50 meV causes a
reduction in Φgr by the same amount. Since the elec-
tron affinity of the semiconductor remains unchanged,
the Schottky-Mott constraint of Eq. 2 enforces the same
reduction in φSBH thus leading to a greater than 5% re-
duction in the measured SBH’s shown in Table I. We note
that the induced shift in graphene’s EF as determined by
the in-situ Raman spectroscopy measurements (Fig.3) is
larger (∆EF∼200-500meV) than our theoretical estima-
tion (∆EF∼50meV).
The discrepancy between the theoretical estimate of
∆EF and the experimental values might be attributed to:
(1) the existence of an interface capacitance induced by
dipoles at the graphene/semiconductor interface (within
bond polarization theory) causing deviation from the
ideal Schottky-Mott capacitance relation given by Eq. 4
and (2) the estimate of ∆EF using relative peak shifts in
the G and 2D peak positions for graphene deposited on
Si/SiO2 [23] might be different than the change in Fermi
level for graphene transferred onto semiconductors.
E. Modification of thermionic emission theory
As discussed in the previous sections, since the EF of
graphene electrode is sensitive to the applied bias across
the graphene/semiconductor interface, the SBH at the
interface becomes bias dependent especially for large re-
verse voltages. However, extracting the SBH from J-
V characteristics using Eq. 1 which involves extrapolat-
ing current density to zero bias saturation current (Js)
yields the putative zero bias barrier height (Table.1).
In this section, we present a simple modification to the
Richardson equation (Eq. 1) considering the shift in EF of
graphene induced by applied bias. The modified Richard-
son equation preserves the original functional form of
Eq. 1 but allows one to estimate the SBH at fixed volt-
ages.
The voltage-dependent SBH (ΦSBH(V )) can be writ-
ten as,
eΦSBH = eΦ
0
SBH + e∆ΦSBH (V ) = eΦ
0
SBH −∆EF (V )
(9)
where eΦ0SBH is the zero bias SBH and e∆ΦSBH(V ) is
the correction to the SBH at fixed voltage V. The change
in the Fermi energy ∆EF (V ) is opposite to e∆ΦSBH(V ),
i.e., ∆EF (V ) = −e∆ΦSBH(V ), as seen in Fig. 7b. Thus
for reverse bias (addition of electrons to the graphene)
we use Eq. 5 in Eq. 7, together with the inequality
ninduced << n0 to calculate
e∆ΦSBH(VR) = −∆EF (VR) =
~vF
[√
π(n0 − ninduced)−√πn0
]
≈ −1
2
~vF
√
πn0
ninduced
n0
= −1
2
~vF
√
πǫsǫ0ND(Vbi + VR)
2en0
(10)
Adding the reverse and forward current densities
as is done in standard treatments of the diode
equation[15] yields the total current density across the
graphene/semiconductor interface,
J(V ) =
A∗T 2exp
(
−eΦ
0
SBH + e∆ΦSBH (V )
kBT
)[
exp
(
eV
kBT
)
− 1
]
(11)
Here, we note that the original form of the Richardson
equation is preserved with slight modifications to the sat-
uration current term which is given as;
Js = A
∗T 2exp
(
−eΦ
0
SBH + e∆ΦSBH(V )
kBT
)
(12)
with ∆ΦSBH(V ) for reverse bias given by Eq. 10.
In our conventional J-V analysis using Eq. 1, the zero-
bias saturation current Js is extracted by extrapolating
the current density to zero bias limit. In this limit, the
correction to the SBH is expected to be zero, since the
graphene is not subject to applied bias and hence the
Fermi level does not shift from the original value. How-
ever, using the extrapolated zero-bias saturation current
density, one can extract out the SBH and the correction
to the SBH at fixed bias (V) can be taken into account
by the additional term (∆ΦSBH(V ) in Eq. 12).
CONCLUSION
In summary, we have used current-voltage and
capacitance-voltage measurements to characterize the
Schottky barriers formed when graphene, a zero-gap
semiconductor, is placed in intimate contact with the n-
type semiconductors: Si, GaAs, GaN and SiC. The good
agreement with Schottky-Mott (S-M) physics within the
context of bond-polarization theory is somewhat surpris-
ing since the S-M picture has been developed for metal-
semiconductor interfaces, not for single atomic layer
ZGS-semiconductor interfaces discussed here. Moreover,
due to a low density of states, graphene’s Fermi level
shifts during the charge transfer across the graphene-
semiconductor interface. This shift does not occur
at metal-semiconductor or graphite-semiconductor inter-
faces where EF remains fixed during Schottky barrier
9formation and the concomitant creation of a built-in po-
tential, Vbi with associated band bending (see Fig. 7).
Another major difference becomes apparent when un-
der strong reverse bias. According to our in-situ Ra-
man spectroscopy measurements, large voltages across
the graphene/semiconductor interface change the charge
density and hence the Fermi level of graphene as deter-
mined by relative changes in the G and 2D peak posi-
tions. The bias-induced shift in the Fermi energy (and
hence the the work function) of the graphene causes
significant changes in the diode current. Considering
changes in the barrier height associated with bias in-
duced Fermi level shift, we modify the thermionic emis-
sion theory allowing us to estimate the change in the
barrier height at fixed applied bias. The rectification
effects observed on a wide variety of semiconductors sug-
gest a number of applications, such as to sensors where
in forward bias there is exponential sensitivity to changes
in the SBH due to the presence of absorbates on the
graphene or to MESFET and HEMT devices for which
Schottky barriers are integral components. Graphene is
particularly advantageous in such applications because
of its mechanical stability, its resistance to diffusion, its
robustness at high temperatures and its demonstrated
capability to embrace multiple functionalities.
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